An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET and Analysis of effect of Traps and Oxide charges on Fringing Capacitance
نویسندگان
چکیده
In this paper fringe capacitance of double hetero gate Tunnel FET has been studied. The physical model for fringe capacitance is derived considering source gate overlap and gate drain non overlap. Inerface trap charge and oxide charges are also introduced under positive bias stress and hot carrier stress and their effect on fringe capacitance is also studied. The fringe capacitance is significant speed limiter in Double gate technology. The model is tested by comparing with simulation results obtained from Sentauras TCAD simulations.
منابع مشابه
S2DS: Physics-based compact model for circuit simulation of two-dimensional semiconductor devices including non-idealities
We present a physics-based compact model for two-dimensional (2D) field-effect transistors (FETs) based on monolayer semiconductors such as MoS2. A semi-classical transport approach is appropriate for the 2D channel, enabling simplified analytical expressions for the drain current. In addition to intrinsic FET behavior, the model includes contact resistance, traps and impurities, quantum capaci...
متن کاملPerformance Analysis of Double Hetero-gate Tunnel Field Effect Transistor
A hetero gate dielectric low band gap material DG Tunnel FET is presented here. The investigated device is almost free from short channel effects like DIBL and t V rolloff. Simulation of the device characteristics shows significant improvement over conventional double gate TFET when compared interms of on current, ambipolar current, roll-off, miller capacitance and, device delay time. Simulatio...
متن کاملEffect Of Fringing Capacitances In Sub 100 Nm Mosfet's With High-K Gate Dielectrics
In this paper we look at the quantitative picture of fringing field efSects by use of high-k dielectrics on the 70 nm node CMOS technologies. By using Monte-Carlo based techniques, we extract the degradation in gate-to-channel capacitance and the internal, external fringing capacitance components for varying values of K. Our results clearly show the decrease in external fringing capacitance, in...
متن کاملLocal Oxide Capacitance as a Crucial Parameter for Characterization of Hot-Carrier Degradation in High-Voltage n-MOSFET
Hot-carrier degradation (HCD) is associated with the buildup of interface states and oxide trapped charges (with densities Nit and Not) of an MOS transistor. Therefore, quantitative information on the defect spatial distributions is essential to reveal and understand the physical mechanisms of the HCD phenomenon. For this purpose, the charge-pumping (CP) technique is widely used [1]. Most metho...
متن کاملNumerical Simulation and Analytical Modeling of Strong-Inversion Gate Capacitance in Ultra-Short (30nm) MOSFETs
Bulk and novel MOSFET structures with gate-lengths in the 30nm regime are expected to become industry standards in ~2007. As devices are scaled down to these lengths, overlapand fringe-capacitance between the gate and source/drain regions gain more importance as a fraction of the total gate-capacitance. Therefore in numerical simulations of these structures it is necessary to carefully include ...
متن کامل